Principles of Designing Devices for Test Diagnosing of High-speed Microchips and Semiconductor Memory

 
Evdokimov A.P., Ryabtsev V.G., Melikov A.V. ()
 
Abstract - Article is described about applying parallelization of the formation process of forcing vectors to improve the performance of test devices for diagnosing microcircuits and memory modules. Their sequential transfer to the inputs diagnosed device is by switches. In this article, it is parallel processes of read responses. The proposed method makes it possible to increase the frequency of the test actions formation and the processing of read responses p-times, where p – is the coefficient of operation parallelization. The structure of the multiprocessor diagnostic test device consists of the interacting control and p operation processors. Each operational processor generates the address code of the diagnosed memory cell Аі and the data codes Ті, which are used to specify the input data of the diagnostic object when the write operation is performing. The operational processors contain data generation units FTi and address generation units FAi that generate test impacts for several adjacent times of diagnostic. Transfer flags are formed because of comparing the codes of the current addresses in X and Y coordinates with NX, NY end address codes or GX, GY begin address codes. It does for implementing conditional transfer commands that provide access to all cells of the tested memory. When the read operation is performed, data from the selected memory cell is recorded in the registers of reaction Dout0, Dout1,…, Doutр-1. Synchronizing signals provides resolution of data recording. They are spaced apart from each other for the period of the access time to the diagnosed product. The read and reference data are compared by comparison schemes S0, S1, …, Sp-1, at the outputs of which the diagnostic result is generated. It can be masked by the code of the special register B. The project of a test diagnosis device has been developed in the Active-HDL. It consists of a microcontroller, an address counter of micro-operations, an address generation unit, a data generation unit, a data comparator, and a conditional transfer flags generation unit. The completed verification of the project confirmed its operability. In the proposed structure of test diagnosis device, the test generation frequency is determined only by the switching time and the output registers, and depends on the propagation time of the signals through the communication line. The proposed principle of constructing a test diagnosis device can be applied for designing of complexes for test diagnostic of digital systems containing built-in memory.

Keywords - memory chip, test diagnostics, diagnostic test device

Принципы проектирования устройств тестового диагностирования быстродействующих микросхем и модулей полупроводниковой памяти

 
Евдокимов А.П., Рябцев В.Г., Меликов А.В. (Волгоградский государственный аграрный университет, г. Пенза)
 
Аннотация - Рассматривается проблема повышения быстродействия устройств тестового диагностирования микросхем и модулей памяти. Предложена структура мультипроцессорного устройства тестового диагностирования, обладающего высоким быстродействием и обеспечивающего одновременное формирование тестовых воздействий для нескольких смежных тактов за один период сигнала синхронизации.

Ключевые слова - микросхема памяти, тестовое диагностирование, устройство тестового диагностирования.