On-chip Standard Cell Delay Verification Techniques

Kobylyatskiy A.V. (Electronic VLSI Engineering & Embedded Systems (ELVEES) R&D Center of Microelectronics, National Research Nuclear University "MEPHI"), Sergeev D.K. (National Research Nuclear University "MEPHI")
Abstract - Standard cell libraries are complete products, functionality of which must be silicon-proven. However, the issue of standard cell delay validation is not enough highlighted. The concepts of on-chip delay measurement are well-known, yet there is no systematized information about existing techniques that are suitable for measuring standard cell propagation delays. In this work we present comparative analysis of such techniques that are referred to date. The techniques compared are as follows: on-chip oscilloscope, random sampling, Vernier delay line, flash, homodyne conversion, reconfigurable ring oscillator and some off-chip techniques. The benchmarks chosen are delay measurement accuracy, design complexity and area overhead. We also give a short description for each technique. From all the diversity of presented techniques the reconfigurable ring oscillator approach was chosen for implementing on our test chip. The chosen technique is area-efficient, very simple to design and provides decent accuracy (authors of the concept report 1.5 ps time resolution). The concept does not involve any analog circuits and can be designed without much effort. The test chip has been fabricated in a bulk 90-nm CMOS process. The CAD simulation of the designed structure shows maximum delay measurement error to be approximately 3 ps. We assume that the discrepancy is due to multiplexer circuit. It is supposed that timing resolution could be improved by enlarging transistor sizes and adding more symmetry to the MUX layout. The expected measurement accuracy should not be greatly less than the simulated one since possible IR drop, noise and self-heating effects were accounted.

Keywords - VLSI, SoC, standard cell, timing, propagation delay, on-chip verification, test structure, characterization, post-silicon validation, reconfigurable ring oscillator

Методы верификации на кристалле задержек распространения стандартных цифровых элементов

Кобыляцкий А.В. (АО НПЦ "ЭЛВИС", Национальный исследовательский ядерный университет "МИФИ", г. Москва), Сергеев Д.К. (Национальный исследовательский ядерный университет "МИФИ", г. Москва)
Аннотация - В статье представлен сравнительный анализ методов измерения временных интервалов на кристалле, которые могут быть применены для верификации задержек распространения стандартных цифровых элементов. Сравнение производится по сложности реализации, точности определения задержек, занимаемой площади и т.д. Один из рассмотренных методов использован авторами на тестовом кристалле. На основе проведенного моделирования дана оценка точности определения задержек при измерении с использованием разработанной схемы.

Ключевые слова - СБИС, система-на-кристалле, стандартный цифровой элемент, временные параметры, задержка распространения, верификация на кристалле, тестовая структура, характеризация, кольцевой генератор.