Home         Authors   Papers   Year of conference   Themes   Organizations        To MES conference

Verification of Logical Descriptions of Combinational Circuits

 Cheremisinova L.D.
Date of publication

 Methods and their program implementations are described which are intended for verification of logical descriptions of combinational circuits under design and allow to detect errors at early design stages. Two approaches to solution of the verification problem are implemented: ones based on simulation of a combinational circuit and others based on formulating the verification problem as conjunctive normal form satisfiability checking
 design automation, verification, simulation, satisfiability of conjunctive normal forms
Library reference
 Cheremisinova L.D. Verification of Logical Descriptions of Combinational Circuits // Problems of Perspective Micro- and Nanoelectronic Systems Development - 2014. Proceedings / edited by A. Stempkovsky, Moscow, IPPM RAS, 2014. Part 1. P. 9-14.
URL of paper

Copyright © 2009-2019 IPPM RAS. All Rights Reserved.

Design of site: IPPM RAS