Home         Authors   Papers   Year of conference   Themes   Organizations        To MES conference

Transistor placement at standard cell level

 Sorokin A.A.
 Ryzhenko N.V.
Date of publication

 In this paper we present an algorithm of transistor placement within standard cells. The algorithm is based on enumeration of possible partial placements using a weighted cost function. Partial placements are ordered in a horizontal direction and sorted according to the cost function. The cost function is calculated dynamically. It allows routability estimation without construction of a complete placement. Unfeasible and weak intermediate solutions are eliminated from the consideration. Good intermediate solutions are used for the next intermediate placements until all transistors are placed. The algorithm demonstrated applicability for a wide class of standards cells. The algorithm is used for the industrial standard cell synthesis.
 placement, standard cells, cell library
Library reference
 Sorokin A.A., Ryzhenko N.V. Transistor placement at standard cell level // Problems of Perspective Micro- and Nanoelectronic Systems Development - 2014. Proceedings / edited by A. Stempkovsky, Moscow, IPPM RAS, 2014. Part 1. P. 133-136.
URL of paper

Copyright © 2009-2019 IPPM RAS. All Rights Reserved.

Design of site: IPPM RAS